POSTING ACTIVE · REQ-625F0 · FY26.Q2

Principal ASIC Design Verification Engineer - Terawave

Blue Origin
[ COMPANY ]
[ LOCATION ]
[ POSTED ]
[ REQ ID ]
[ COMPENSATION RANGE · ANNUAL · BASE ]
$269,175 – $376,844USD
MIDPOINT
$323,010
SPREAD
$107,669
LEVEL
SENIOR
§ 01OVERVIEW

Application close date:

Applications will be accepted on an ongoing basis until the requisition is closed.

At Blue Origin, we envision millions of people living and working in space for the benefit of Earth. We’re working to develop reusable, safe, and low-cost space vehicles and systems within a culture of safety, collaboration, and inclusion. Join our team of problem solvers as we add new chapters to the history of spaceflight! 

Blue Origin is pioneering the future of space-based communications with TeraWave, a revolutionary satellite communications network designed to deliver symmetrical data speeds of up to 6 Tbps anywhere on Earth. This multi-orbit constellation will consist of optically interconnected satellites in low Earth orbit (LEO) and medium Earth orbit (MEO), providing enterprise-grade connectivity for critical operations worldwide.

The ASIC Verification Engineer leads verification of complex digital subsystems for next-generation Satellite communication ASICs. This role requires strong expertise in advanced verification methodologies, architecture understanding, and multi-functional collaboration to ensure robust, high-quality silicon.

§ 02RESPONSIBILITIES:
  • Lead verification planning and execution for complex blocks or subsystems.
  • Develop sophisticated UVM environments, reference models, scoreboards, protocol monitors, and assertions.
  • Translate architecture and design specifications into comprehensive verification strategies and measurable coverage goals.
  • Drive functional coverage closure, regression health, and verification signoff readiness.
  • Identify verification gaps, corner cases, and high-risk scenarios early in the development cycle.
  • Collaborate closely with design, systems, DFT, firmware, and physical design teams.
  • Review testbench architecture, stimulus quality, and debug methodologies for technical excellence.
  • Mentor junior engineers in verification standard processes.
  • Support bring-up, emulation, prototyping, and post-silicon debug activities as needed.
§ 03MINIMUM QUALIFICATIONS:
  • BS or MS in Electrical Engineering, Computer Engineering, or related field.
  • 15+ years of ASIC/SoC verification experience.
  • Deep hands-on expertise in System Verilog and UVM.
  • Strong understanding of verification planning, assertions, and coverage closure.
  • Experience verifying complex digital control and datapath logic.
  • Proven debugging capability across RTL, testbench, and system interactions.
  • Ability to work effectively across multidisciplinary engineering teams.
§ 04PREFERRED QUALIFICATIONS:
  • Background in Space based communications, wireless communications, or modem/baseband hardware.
  • Experience verifying LDPC/BCH/FEC blocks, framing engines, beamforming logic, or DSP pipelines.
  • Familiarity with formal verification tools and methodologies.
  • Experience with low-power verification, CDC/RDC verification, or reset-domain behavior.
  • Knowledge of high-speed interface verification and hardware/software interactions.
§ 05SECTION

Base Pay Range for:

CA applicants is $269,175.00 - $376,843.95 WA applicants is $269,175.00 - $376,843.95
§ 06OTHER SITE RANGES MAY DIFFER
§ 07CULTURE STATEMENT

Don’t meet all desired requirements? Studies have shown that some people are less likely to apply to jobs unless they meet every single desired qualification. At Blue Origin, we are dedicated to building an authentic workplace, so if you’re excited about this role but your past experience doesn’t align perfectly with every desired qualification in the job description, we encourage you to apply anyway. You may be just the right candidate for this or other roles.

§ 08REQUIREMENTS

Description

  • BS or MS in Electrical Engineering, Computer Engineering, or related field.
  • 15+ years of ASIC/SoC verification experience.
  • Deep hands-on expertise in System Verilog and UVM.
  • Strong understanding of verification planning, assertions, and coverage closure.
  • Experience verifying complex digital control and datapath logic.
  • Proven debugging capability across RTL, testbench, and system interactions.
  • Ability to work effectively across multidisciplinary engineering teams.
§ 09NICE TO HAVE

Base Pay Range for

CA applicants is $269,175.00 - $376,843.95 WA applicants is $269,175.00 - $376,843.95

Other site ranges may differ

Culture Statement

Don’t meet all desired requirements? Studies have shown that some people are less likely to apply to jobs unless they meet every single desired qualification. At Blue Origin, we are dedicated to building an authentic workplace, so if you’re excited about this role but your past experience doesn’t align perfectly with every desired qualification in the job description, we encourage you to apply anyway. You may be just the right candidate for this or other roles.

[ APPLICATION ROUTE ]WORKDAY · External ATS
APPLY VIA WORKDAY

Apply links open in the employer's official ATS. Always verify recruitment messages on the company's careers page before sharing personal information.